Appl. No. 09/420,887 Amdt. dated 08/27/2004 Reply to Office Action of 5/27/2004

REMARKS

This Amendment is in response to the Office Action mailed 5/27/2004. In the Office Action, the Examiner rejected claims 1-23 under 35 U.S.C. § 102, and rejected claims 1-23 under 35 U.S.C. § 103. Reconsideration in light of the amendments and remarks made herein is respectfully requested.

Rejection Under 35 U.S.C. § 102

The Examiner rejects claims 21-23 under 35 U.S.C. § 102(a) as being anticipated by *Intel Offers SDRAM Alternative to Rambus on Camino Chipset* from Computergram International (Computergram).

Applicant's disclosure of his or her own work within the year before the application filing date cannot be used against him or her under 35 U.S.C. 102(a). In re Katz, 687 F.2d 450, 215 USPQ 14 (CCPA 1982). ... The rejection can also be overcome by submission of a specific declaration by the applicant establishing that the article is describing applicant's own work. In re Katz, 687 F.2d 450, 215 USPQ 14 (CCPA 1982). MPEP § 2132.01.

Applicant submits a declaration herewith by the applicant establishing that the article is describing applicant's own work and respectfully requests that the Examiner withdraw the rejection of claims 21-23 under 35 U.S.C. § 102(a) being anticipated by Computergram.

The Examiner rejects claims 1-23 under 35 U.S.C. § 102(e) as being anticipated by Ryan (US 6,449, 679 B2) in view of the Rambus documents cited in the IDS of August 25, 2003 (Rambus).

The Examiner asserts that a clock signal 182 "is the signal to which both the memory bridge (memory control hub) and the SDRAM timing is referenced."

Claims 1, 13, and 17 includes the element of "a memory channel interface that receives a memory control packet from a memory channel that times transmission of the memory control packet based on the memory bus cycle time." The requires that the <u>memory channel</u> have timing based on the memory bus cycle time. Ryan does <u>not</u> disclose the use of a clock signal 182 that is common to both the SDRAM timing and the memory channel timing. Claim 20 has been amended to include elements comparable to those of claims 1, 13, and 17.

The only disclosure of clock signal 182 by Ryan is at col. 6, lines 17-21. "A clock signal 182 is provided to the interface device by a separate clock source 135, a copy(s) of this signal is provided to the main memory, SDRAM DIMMs. This signal (CLK) is the signal to which the SDRAM timing is referenced." Nothing in Ryan discloses a "signal to which both the memory bridge (memory control hub) and the SDRAM timing is referenced" as asserted by the Examiner.

Docket No: 042390.P7149

Page 6 of 7

JAH/phs

Appl. No. 09/420,887 Amdt. dated 08/27/2004 Reply to Office Action of 5/27/2004

Regarding claims 2-10, 14-16, and 21, the Examiner has not addressed the specific arguments made by applicant in the previous Amendment filed on 3/4/2004. Applicant maintains those arguments and incorporates them herein by reference.

Applicant respectfully requests that the Examiner withdraw the rejection of claims 1-23 under 35 U.S.C. § 102(e) as being anticipated by Ryan (US 6,449, 679 B2).

Rejection Under 35 U.S.C. § 103

The Examiner rejects claims 1-23 under 35 U.S.C. § 103(a) as being unpatentable over Ingenio et al. (US 6,041,361).

The Examiner states that Ingenio stands for the proposition of connecting any known protocol from a memory controller to any known memory device via appropriate translation.

Applicant has amended claims 1, 13, 17, and 21 to include the element of —the memory control packet includes command flag bits that indicate that the memory control packet is one of an activate command, a read/write command, and an extended command, the command flag bits being the first bits in the memory control packet—as disclosed in the specification as filed beginning at page 11, line 10. Applicant respectfully submits that this clearly distinguishes the claimed memory control packet from a Rambus protocol packet are any other known protocol packet. Claim 3 is cancelled.

Applicant respectfully requests that the Examiner withdraw the rejection of claims 1-23 under 35 U.S.C. § 103(a) as being unpatentable over Ingenio.

Conclusion

Applicant respectfully requests that a timely Notice of Allowance be issued in this case.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Dated: March 4, 2004

Reg. No. 41,064

Tel.: (714) 557-3800 (Pacific Coast)

Docket No: 042390.P7149

Page 7 of 7

JAH/phs